ASIC DFT Engineer
1 month ago
Wuhan, Hubei, 中国
Synopsys
全职
通过电子邮件或 Google 免费
保存此职位并让您的搜索井井有条
创建一个免费帐户来保存职位、创建警报并从仪表板返回此列表。
通过电子邮件或 Google 免费
Descriptions & Requirements
Job Description
and Requirements ASIC Design for Test (DFT) Engineer –
Job Description
We are seeking a highly motivated ASIC DFT Engineer to join our Memory PHY development team and drive DFT implementation activities. The successful candidate will be responsible for architecting, implementing, and validating test methodologies to ensure high manufacturing quality, fault coverage, and production yield.
Key responsibilities
include defining and implementing DFT features such as Scan, Compression, MBIST, LBIST, Boundary Scan (JTAG), and ATPG flow development. The engineer will collaborate closely with Design, Verification, Physical Design, and Product Engineering teams throughout the ASIC development lifecycle. Responsibilities also include DFT synthesis, scan insertion, pattern generation, fault coverage analysis, test timing closure, and silicon bring-up support. Experience requirement:
- BS/MS degree in Electrical Engineering or Computer Engineering
- 3+ years of experience in DFT
- Hands-on experience with DFT flows and tools
- It’s a plus if good understanding of HBM, DDR, UCIe protocols
- Good communication in both Mandarin and English At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. General Information Job Title ASIC DFT Engineer Job ID 18744 Country China City Wuhan Date Posted 09-Sep-2026 Job Category Engineering Job Subcategory ASIC Digital Design Hire Type Employee Remote Eligible No
Job Description
and Requirements ASIC Design for Test (DFT) Engineer –
Job Description
We are seeking a highly motivated ASIC DFT Engineer to join our Memory PHY development team and drive DFT implementation activities. The successful candidate will be responsible for architecting, implementing, and validating test methodologies to ensure high manufacturing quality, fault coverage, and production yield.
Key responsibilities
include defining and implementing DFT features such as Scan, Compression, MBIST, LBIST, Boundary Scan (JTAG), and ATPG flow development. The engineer will collaborate closely with Design, Verification, Physical Design, and Product Engineering teams throughout the ASIC development lifecycle. Responsibilities also include DFT synthesis, scan insertion, pattern generation, fault coverage analysis, test timing closure, and silicon bring-up support. Experience requirement:
- BS/MS degree in Electrical Engineering or Computer Engineering
- 3+ years of experience in DFT
- Hands-on experience with DFT flows and tools
- It’s a plus if good understanding of HBM, DDR, UCIe protocols
- Good communication in both Mandarin and English At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. General Information Job Title ASIC DFT Engineer Job ID 18744 Country China City Wuhan Date Posted 09-Sep-2026 Job Category Engineering Job Subcategory ASIC Digital Design Hire Type Employee Remote Eligible No