Current jobs related to ASIC Layout Engineer_BST - Shanghai - Bosch Group

  • ASIC Layout Engineer_BST

    4 months ago

    Shanghai, China Bosch Full time

    Job Description As an ASIC layout designer, you will be responsible for analog layout design from block level, up to top level IC integration and physical verification for advanced ASIC in MEMS sensor. You will work with international design team to ensure the layout delivery on time and in quality, then execute whole tape-out flow together with wafer...

  • ASIC Test engineer_BST

    2 weeks ago

    Shanghai, China Bosch Full time

    Job Description Develop wafer level cost effective test solution for BST ASIC mass production, including test program and test hardware Support test plan definition for IC production and characterization test and discuss with designer about test feasibility; Define the tester configuration on the target ATE platform based the test requirement Enable...

  • ASIC Design Engineer

    6 days ago

    Shanghai, Shanghai, China Bosch Full time

    Job DescriptionWe are seeking a highly skilled ASIC Layout Engineer to join our team at Bosch. As an ASIC Layout Engineer, you will be responsible for designing and delivering high-quality analog layouts for our IC products.Key ResponsibilitiesDesign and deliver qualified analog layouts for IC productsDevelop and maintain layout schedules and area...

  • MEMS Sensor Layout Specialist

    3 weeks ago

    Shanghai, Shanghai, China Bosch Full time

    Job Overview As a Senior ASIC Layout Designer at Bosch, you will play a pivotal role in the analog layout design process, overseeing tasks from block-level design to top-level IC integration and physical verification for cutting-edge ASICs in MEMS sensor applications. Collaborating with a global design team, you will ensure timely and high-quality layout...

  • Analog IC Layout Engineer

    3 weeks ago

    Shanghai, Shanghai, China Bosch Full time

    Job Overview As a Senior ASIC Layout Designer at Bosch, you will play a crucial role in the analog layout design process, overseeing tasks from block-level design to top-level IC integration and physical verification for cutting-edge ASICs in MEMS sensor technology. Collaborating with a global design team, you will ensure timely and high-quality layout...

  • ASIC Layout Engineer_RBCN/ME

    3 months ago

    Shanghai, China Bosch Full time

    Job Description - IC analog Layout - layout verification and finishing independently - Lead local or multinational teams to complete large module level layout Qualifications - master or bachelor's degree in microelectronics or other related subjects - > = 3ys experience in IC analog layout - ability to finish module-level analog layout...

  • ASIC Layout Engineer_RBCN/ME

    4 weeks ago

    Shanghai, China Bosch Group Full time

    Job DescriptionIC analog LayoutDeliver qualified analog layout Layout schedule and area estimateSolve problems encountered at workQualificationsmaster or bachelor’s degree in microelectronics or other related subjects>=1ys experience in IC analog layout ( preferred >3 years)Finish module-level analog layout independentlyFamiliar with Cadence/Mentor based...

  • ASIC Layout Engineer_RBCN/ME

    4 weeks ago

    Shanghai, China Bosch Full time

    Job Description IC analog Layout Deliver qualified analog layout  Layout schedule and area estimate Solve problems encountered at work Qualifications master or bachelor’s degree in microelectronics or other related subjects > =1ys experience in IC analog layout ( preferred > 3 years) Finish module-level analog layout independently Familiar...

ASIC Layout Engineer_BST

4 months ago

Shanghai, China Bosch Group Full time
Job Description

As an ASIC layout designer, you will be responsible for analog layout design from block level, up to top level IC integration and physical verification for advanced ASIC in MEMS sensor. You will work with international design team to ensure the layout delivery on time and in quality, then execute whole tape-out flow together with wafer foundry. Work with digital backend engineer to generate DFE file for P&R and integrated digital layout into whole chip. You will also work with CAD engineers to continuously improve our PDKs and design environment. 


Qualifications

  • Bachelor or master degree majored in microelectronics or relevant electrical engineering field (main course: analog circuits, digital circuits, semiconductor device and physics, semiconductor manufacturing). 
  • 5 or above years’ experience in analog/mix-signal integrated circuit layout for ADCs, DACs, PLLs, LDOs, Charge pump, bandgap design  
  • In-depth knowledge of TSMC28nm ~ 152nm, SMIC110nm, TZ 180nm BCD SOI technologies and design rules 
  • Solid knowledge of industry standard IC layout conventions and rules for reducing layout risk 
  • Proficiency with Cadence Virtuoso platform as well as Cadence and Mentor Graphics verification and extraction tools （Calibre, PVS, Assura, etc.… ） 
  • Understanding of CMOS process side effect and known how to minimize the risk in layout (e.g. lithographic mismatch, LOD effect, WPE effect, latch-up, ESD, antenna, density stress, etc...) 
  • Be able to analysis EM and IR drop 
  • Skilled in Linux operating system  
  • Strong problem-solving skills 
  • Fluent English in writing and speaking.